My Project
Ports
buf Entity Reference

Entities

direct  architecture
 
inv  architecture
 

Ports

a   in std_logic
b   out std_logic

The documentation for this class was generated from the following file: