Test
|
Top level. More...
Architectures | |
class | rtl |
Implementation of the my_top_level component. More... | |
Public Attributes | |
Libraries | |
my_design_lib | |
Design components library. | |
Ports | |
PORT_A | in std_logic |
Port A. | |
PORT_B | in std_logic |
Port B. | |
PORT_C | in std_logic |
Port C. | |
PORT_D | in std_logic |
Port D. | |
PORT_E | out std_logic |
Port E. | |
PORT_F | out std_logic |
Port F. |
Top level.
PORT_A in std_logic [Port] |
Port A.
PORT_B in std_logic [Port] |
Port B.
PORT_C in std_logic [Port] |
Port C.
PORT_D in std_logic [Port] |
Port D.
PORT_E out std_logic [Port] |
Port E.
PORT_F out std_logic [Port] |
Port F.
my_design_lib library |
Design components library.